Skip to main content
Ctrl+K

PeakRDL-regblock documentation

  • Introduction
  • Register Block Architecture
  • Hardware Interface
  • Configuring PeakRDL-regblock
  • Known Limitations
  • Frequently Asked Questions
  • Licensing
  • Exporter API

CPU Interfaces

  • Introduction
  • AMBA APB
  • AMBA AXI4-Lite
  • Intel Avalon
  • Open Bus Interface (OBI)
  • CPUIF Passthrough
  • Wishbone Bus
  • Internal CPUIF Protocol
  • Customizing the CPU interface

SystemRDL Properties

  • Field Properties
  • Register Properties
  • Addrmap/Regfile Properties
  • Signal Properties
  • RHS Property References

Other SystemRDL Features

  • External Components

Extended Properties

  • Introduction
  • Read-buffered Registers
  • Write-buffered Registers
  • Read/Write-specific swacc
  • Signed Fields
  • Fixed-Point Fields
  • Repository
  • Open issue

Index

C | D | E | R

C

  • cpuifs (built-in variable)

D

  • default_reset (built-in variable)

E

  • err_if_bad_addr (built-in variable)
  • err_if_bad_rw (built-in variable)
  • export() (peakrdl_regblock.RegblockExporter method)

R

  • RegblockExporter (class in peakrdl_regblock)

By Alex Mykyta

© Copyright 2026, Alex Mykyta.